Import from https://github.com/KenwoodFox/Project-Template
This commit is contained in:
2
Hardware/InstrumentVisor/InstrumentVisor.kicad_pcb
Normal file
2
Hardware/InstrumentVisor/InstrumentVisor.kicad_pcb
Normal file
@@ -0,0 +1,2 @@
|
||||
(kicad_pcb (version 20221018) (generator pcbnew)
|
||||
)
|
||||
332
Hardware/InstrumentVisor/InstrumentVisor.kicad_pro
Normal file
332
Hardware/InstrumentVisor/InstrumentVisor.kicad_pro
Normal file
@@ -0,0 +1,332 @@
|
||||
{
|
||||
"board": {
|
||||
"3dviewports": [],
|
||||
"design_settings": {
|
||||
"defaults": {
|
||||
"board_outline_line_width": 0.1,
|
||||
"copper_line_width": 0.2,
|
||||
"copper_text_size_h": 1.5,
|
||||
"copper_text_size_v": 1.5,
|
||||
"copper_text_thickness": 0.3,
|
||||
"other_line_width": 0.15,
|
||||
"silk_line_width": 0.15,
|
||||
"silk_text_size_h": 1.0,
|
||||
"silk_text_size_v": 1.0,
|
||||
"silk_text_thickness": 0.15
|
||||
},
|
||||
"diff_pair_dimensions": [],
|
||||
"drc_exclusions": [],
|
||||
"rules": {
|
||||
"min_copper_edge_clearance": 0.0,
|
||||
"solder_mask_clearance": 0.0,
|
||||
"solder_mask_min_width": 0.0
|
||||
},
|
||||
"track_widths": [],
|
||||
"via_dimensions": []
|
||||
},
|
||||
"layer_presets": [],
|
||||
"viewports": []
|
||||
},
|
||||
"boards": [],
|
||||
"cvpcb": {
|
||||
"equivalence_files": []
|
||||
},
|
||||
"erc": {
|
||||
"erc_exclusions": [],
|
||||
"meta": {
|
||||
"version": 0
|
||||
},
|
||||
"pin_map": [
|
||||
[
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
2
|
||||
],
|
||||
[
|
||||
0,
|
||||
2,
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
2,
|
||||
2,
|
||||
2,
|
||||
2
|
||||
],
|
||||
[
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
1,
|
||||
2
|
||||
],
|
||||
[
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
1,
|
||||
1,
|
||||
2,
|
||||
1,
|
||||
1,
|
||||
2
|
||||
],
|
||||
[
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
2
|
||||
],
|
||||
[
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
2
|
||||
],
|
||||
[
|
||||
1,
|
||||
1,
|
||||
1,
|
||||
1,
|
||||
1,
|
||||
0,
|
||||
1,
|
||||
1,
|
||||
1,
|
||||
1,
|
||||
1,
|
||||
2
|
||||
],
|
||||
[
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
0,
|
||||
2
|
||||
],
|
||||
[
|
||||
0,
|
||||
2,
|
||||
1,
|
||||
2,
|
||||
0,
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
2,
|
||||
2,
|
||||
2,
|
||||
2
|
||||
],
|
||||
[
|
||||
0,
|
||||
2,
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
2,
|
||||
0,
|
||||
0,
|
||||
2
|
||||
],
|
||||
[
|
||||
0,
|
||||
2,
|
||||
1,
|
||||
1,
|
||||
0,
|
||||
0,
|
||||
1,
|
||||
0,
|
||||
2,
|
||||
0,
|
||||
0,
|
||||
2
|
||||
],
|
||||
[
|
||||
2,
|
||||
2,
|
||||
2,
|
||||
2,
|
||||
2,
|
||||
2,
|
||||
2,
|
||||
2,
|
||||
2,
|
||||
2,
|
||||
2,
|
||||
2
|
||||
]
|
||||
],
|
||||
"rule_severities": {
|
||||
"bus_definition_conflict": "error",
|
||||
"bus_entry_needed": "error",
|
||||
"bus_to_bus_conflict": "error",
|
||||
"bus_to_net_conflict": "error",
|
||||
"conflicting_netclasses": "error",
|
||||
"different_unit_footprint": "error",
|
||||
"different_unit_net": "error",
|
||||
"duplicate_reference": "error",
|
||||
"duplicate_sheet_names": "error",
|
||||
"endpoint_off_grid": "warning",
|
||||
"extra_units": "error",
|
||||
"global_label_dangling": "warning",
|
||||
"hier_label_mismatch": "error",
|
||||
"label_dangling": "error",
|
||||
"lib_symbol_issues": "warning",
|
||||
"missing_bidi_pin": "warning",
|
||||
"missing_input_pin": "warning",
|
||||
"missing_power_pin": "error",
|
||||
"missing_unit": "warning",
|
||||
"multiple_net_names": "warning",
|
||||
"net_not_bus_member": "warning",
|
||||
"no_connect_connected": "warning",
|
||||
"no_connect_dangling": "warning",
|
||||
"pin_not_connected": "error",
|
||||
"pin_not_driven": "error",
|
||||
"pin_to_pin": "warning",
|
||||
"power_pin_not_driven": "error",
|
||||
"similar_labels": "warning",
|
||||
"simulation_model_issue": "ignore",
|
||||
"unannotated": "error",
|
||||
"unit_value_mismatch": "error",
|
||||
"unresolved_variable": "error",
|
||||
"wire_dangling": "error"
|
||||
}
|
||||
},
|
||||
"libraries": {
|
||||
"pinned_footprint_libs": [],
|
||||
"pinned_symbol_libs": []
|
||||
},
|
||||
"meta": {
|
||||
"filename": "InstrumentVisor.kicad_pro",
|
||||
"version": 1
|
||||
},
|
||||
"net_settings": {
|
||||
"classes": [
|
||||
{
|
||||
"bus_width": 12,
|
||||
"clearance": 0.2,
|
||||
"diff_pair_gap": 0.25,
|
||||
"diff_pair_via_gap": 0.25,
|
||||
"diff_pair_width": 0.2,
|
||||
"line_style": 0,
|
||||
"microvia_diameter": 0.3,
|
||||
"microvia_drill": 0.1,
|
||||
"name": "Default",
|
||||
"pcb_color": "rgba(0, 0, 0, 0.000)",
|
||||
"schematic_color": "rgba(0, 0, 0, 0.000)",
|
||||
"track_width": 0.25,
|
||||
"via_diameter": 0.8,
|
||||
"via_drill": 0.4,
|
||||
"wire_width": 6
|
||||
}
|
||||
],
|
||||
"meta": {
|
||||
"version": 3
|
||||
},
|
||||
"net_colors": null,
|
||||
"netclass_assignments": null,
|
||||
"netclass_patterns": []
|
||||
},
|
||||
"pcbnew": {
|
||||
"last_paths": {
|
||||
"gencad": "",
|
||||
"idf": "",
|
||||
"netlist": "",
|
||||
"specctra_dsn": "",
|
||||
"step": "",
|
||||
"vrml": ""
|
||||
},
|
||||
"page_layout_descr_file": ""
|
||||
},
|
||||
"schematic": {
|
||||
"annotate_start_num": 0,
|
||||
"drawing": {
|
||||
"dashed_lines_dash_length_ratio": 12.0,
|
||||
"dashed_lines_gap_length_ratio": 3.0,
|
||||
"default_line_thickness": 6.0,
|
||||
"default_text_size": 50.0,
|
||||
"field_names": [],
|
||||
"intersheets_ref_own_page": false,
|
||||
"intersheets_ref_prefix": "",
|
||||
"intersheets_ref_short": false,
|
||||
"intersheets_ref_show": false,
|
||||
"intersheets_ref_suffix": "",
|
||||
"junction_size_choice": 3,
|
||||
"label_size_ratio": 0.375,
|
||||
"pin_symbol_size": 25.0,
|
||||
"text_offset_ratio": 0.15
|
||||
},
|
||||
"legacy_lib_dir": "",
|
||||
"legacy_lib_list": [],
|
||||
"meta": {
|
||||
"version": 1
|
||||
},
|
||||
"net_format_name": "",
|
||||
"page_layout_descr_file": "",
|
||||
"plot_directory": "",
|
||||
"spice_current_sheet_as_root": false,
|
||||
"spice_external_command": "spice \"%I\"",
|
||||
"spice_model_current_sheet_as_root": true,
|
||||
"spice_save_all_currents": false,
|
||||
"spice_save_all_voltages": false,
|
||||
"subpart_first_id": 65,
|
||||
"subpart_id_separator": 0
|
||||
},
|
||||
"sheets": [
|
||||
[
|
||||
"894f620e-3404-4a40-a2a7-513bc1d5f99b",
|
||||
""
|
||||
]
|
||||
],
|
||||
"text_variables": {}
|
||||
}
|
||||
20
Hardware/InstrumentVisor/InstrumentVisor.kicad_sch
Normal file
20
Hardware/InstrumentVisor/InstrumentVisor.kicad_sch
Normal file
@@ -0,0 +1,20 @@
|
||||
(kicad_sch (version 20230121) (generator eeschema)
|
||||
|
||||
(uuid 894f620e-3404-4a40-a2a7-513bc1d5f99b)
|
||||
|
||||
(paper "A4")
|
||||
|
||||
(title_block
|
||||
(title "InstrumentVisor")
|
||||
(rev "${REVISION}")
|
||||
(company "Kitsune Scientific")
|
||||
)
|
||||
|
||||
(lib_symbols
|
||||
)
|
||||
|
||||
|
||||
(sheet_instances
|
||||
(path "/" (page "1"))
|
||||
)
|
||||
)
|
||||
3
Hardware/InstrumentVisor/Libraries/README.md
Normal file
3
Hardware/InstrumentVisor/Libraries/README.md
Normal file
@@ -0,0 +1,3 @@
|
||||
# External Libraries
|
||||
|
||||
Add external libraries here: `git submodule add <url>`
|
||||
3
Hardware/InstrumentVisor/Stencils/README.md
Normal file
3
Hardware/InstrumentVisor/Stencils/README.md
Normal file
@@ -0,0 +1,3 @@
|
||||
# Stencils and Templates
|
||||
|
||||
Assembly jigs and tools.
|
||||
BIN
Hardware/InstrumentVisor/Stencils/SolderMaskStencil.FCStd
Normal file
BIN
Hardware/InstrumentVisor/Stencils/SolderMaskStencil.FCStd
Normal file
Binary file not shown.
230
Hardware/config.kibot.yaml
Normal file
230
Hardware/config.kibot.yaml
Normal file
@@ -0,0 +1,230 @@
|
||||
kibot:
|
||||
version: 1
|
||||
# Look into pcb_replace, looks sick! Also sch_replace
|
||||
|
||||
preflight:
|
||||
run_erc: true
|
||||
update_xml: true
|
||||
run_drc: false
|
||||
check_zone_fills: false
|
||||
ignore_unconnected: false
|
||||
|
||||
# Replace variables
|
||||
set_text_variables:
|
||||
- name: "REVISION"
|
||||
command: "git rev-parse --short HEAD"
|
||||
- name: "FULL_REVISION"
|
||||
command: "git describe --always --tags"
|
||||
- name: "ISSUE"
|
||||
command: "date '+%Y-%m-%d'"
|
||||
# - name: "KENWOODFOX_3DMODELS" # My custom libs!
|
||||
# command: "echo 'Hardware/InstrumentVisor/Libraries/kenwoodfox-kicad-libraries/3d'"
|
||||
|
||||
filters:
|
||||
- name: only_jlc_parts
|
||||
comment: "Only parts with JLC code"
|
||||
type: generic
|
||||
include_only:
|
||||
- column: "LCSC#"
|
||||
regex: '^C\d+'
|
||||
|
||||
variants:
|
||||
- name: rotated
|
||||
comment: "Just a place holder for the rotation filter"
|
||||
type: kibom
|
||||
variant: rotated
|
||||
pre_transform: _rot_footprint
|
||||
|
||||
outputs:
|
||||
- name: "Images"
|
||||
comment: "Schematics and media for use in docs"
|
||||
type: svg_sch_print
|
||||
|
||||
- name: "3D Models"
|
||||
comment: "3D Models"
|
||||
type: step
|
||||
|
||||
- name: "3D Renders"
|
||||
comment: "3D Renders for docs!"
|
||||
type: render_3d
|
||||
options:
|
||||
ray_tracing: true
|
||||
rotate_x: -1
|
||||
rotate_y: 2
|
||||
zoom: 3
|
||||
wait_render: 20
|
||||
width: 800
|
||||
|
||||
# ======
|
||||
# PCBWay
|
||||
# ======
|
||||
|
||||
- name: PCBWay_gerbers
|
||||
comment: Gerbers compatible with PCBWay
|
||||
type: gerber
|
||||
dir: PCBWay
|
||||
options:
|
||||
exclude_edge_layer: true
|
||||
exclude_pads_from_silkscreen: true
|
||||
plot_sheet_reference: false
|
||||
plot_footprint_refs: true
|
||||
plot_footprint_values: true
|
||||
force_plot_invisible_refs_vals: false
|
||||
tent_vias: true
|
||||
use_protel_extensions: true
|
||||
create_gerber_job_file: false
|
||||
output: "%f.%x"
|
||||
gerber_precision: 4.6
|
||||
use_gerber_x2_attributes: false
|
||||
use_gerber_net_attributes: false
|
||||
disable_aperture_macros: true
|
||||
line_width: 0.1
|
||||
subtract_mask_from_silk: false
|
||||
inner_extension_pattern: ".gl%N"
|
||||
layers:
|
||||
- copper
|
||||
- F.SilkS
|
||||
- B.SilkS
|
||||
- F.Mask
|
||||
- B.Mask
|
||||
- F.Paste
|
||||
- B.Paste
|
||||
- Edge.Cuts
|
||||
|
||||
- name: PCBWay_drill
|
||||
comment: Drill files compatible with PCBWay
|
||||
type: excellon
|
||||
dir: PCBWay
|
||||
options:
|
||||
metric_units: false
|
||||
minimal_header: true
|
||||
zeros_format: SUPPRESS_LEADING
|
||||
# left_digits: 3
|
||||
# right_digits: 3
|
||||
# See https://github.com/INTI-CMNB/kicad-ci-test-spora/issues/1
|
||||
# and https://docs.oshpark.com/design-tools/gerbv/fix-drill-format/
|
||||
left_digits: 2
|
||||
right_digits: 4
|
||||
pth_and_npth_single_file: false
|
||||
pth_id: ""
|
||||
npth_id: "-NPTH"
|
||||
output: "%f%i.drl"
|
||||
|
||||
- name: PCBWay
|
||||
comment: ZIP file for PCBWay
|
||||
type: compress
|
||||
dir: PCBWay
|
||||
options:
|
||||
format: ZIP
|
||||
files:
|
||||
- from_output: PCBWay_gerbers
|
||||
dest: /
|
||||
- from_output: PCBWay_drill
|
||||
dest: /
|
||||
|
||||
# ======
|
||||
# JLCPCB
|
||||
# ======
|
||||
|
||||
- name: JLCPCB_gerbers
|
||||
comment: Gerbers compatible with JLCPCB
|
||||
type: gerber
|
||||
dir: JLCPCB
|
||||
options:
|
||||
exclude_edge_layer: true
|
||||
exclude_pads_from_silkscreen: true
|
||||
plot_sheet_reference: false
|
||||
plot_footprint_refs: true
|
||||
plot_footprint_values: true
|
||||
force_plot_invisible_refs_vals: false
|
||||
tent_vias: true
|
||||
use_protel_extensions: true
|
||||
create_gerber_job_file: false
|
||||
disable_aperture_macros: true
|
||||
gerber_precision: 4.6
|
||||
use_gerber_x2_attributes: false
|
||||
use_gerber_net_attributes: false
|
||||
line_width: 0.1
|
||||
subtract_mask_from_silk: true
|
||||
inner_extension_pattern: ".gp%n"
|
||||
layers:
|
||||
- copper
|
||||
- F.SilkS
|
||||
- B.SilkS
|
||||
- F.Mask
|
||||
- B.Mask
|
||||
- F.Paste
|
||||
- B.Paste
|
||||
- Edge.Cuts
|
||||
|
||||
- name: JLCPCB_drill
|
||||
comment: Drill files compatible with JLCPCB
|
||||
type: excellon
|
||||
dir: JLCPCB
|
||||
options:
|
||||
pth_and_npth_single_file: false
|
||||
pth_id: "-PTH"
|
||||
npth_id: "-NPTH"
|
||||
metric_units: true
|
||||
map: gerber
|
||||
route_mode_for_oval_holes: false
|
||||
output: "%f%i.%x"
|
||||
|
||||
- name: "JLCPCB_position"
|
||||
comment: "Pick and place file, JLCPCB style"
|
||||
type: position
|
||||
options:
|
||||
variant: rotated
|
||||
output: "%f_cpl_jlc.%x"
|
||||
format: CSV
|
||||
units: millimeters
|
||||
separate_files_for_front_and_back: false
|
||||
only_smd: true
|
||||
columns:
|
||||
- id: Ref
|
||||
name: Designator
|
||||
- Val
|
||||
- Package
|
||||
- id: PosX
|
||||
name: "Mid X"
|
||||
- id: PosY
|
||||
name: "Mid Y"
|
||||
- id: Rot
|
||||
name: Rotation
|
||||
- id: Side
|
||||
name: Layer
|
||||
|
||||
- name: "JLCPCB_bom"
|
||||
comment: "BoM for JLCPCB"
|
||||
type: bom
|
||||
options:
|
||||
output: "%f_%i_jlc.%x"
|
||||
exclude_filter: "only_jlc_parts"
|
||||
ref_separator: ","
|
||||
columns:
|
||||
- field: Value
|
||||
name: Comment
|
||||
- field: References
|
||||
name: Designator
|
||||
- Footprint
|
||||
- field: "LCSC#"
|
||||
name: "LCSC Part #"
|
||||
csv:
|
||||
hide_pcb_info: true
|
||||
hide_stats_info: true
|
||||
quote_all: true
|
||||
|
||||
- name: JLCPCB
|
||||
comment: ZIP file for JLCPCB
|
||||
type: compress
|
||||
dir: JLCPCB
|
||||
options:
|
||||
files:
|
||||
- from_output: JLCPCB_gerbers
|
||||
dest: /
|
||||
- from_output: JLCPCB_drill
|
||||
dest: /
|
||||
- from_output: JLCPCB_position
|
||||
dest: /
|
||||
- from_output: JLCPCB_bom
|
||||
dest: /
|
||||
Reference in New Issue
Block a user